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Abstract 
Bandpass sampling is a special form of undersampling that translates a high frequency bandpass signal to baseband frequency. The 
required sampling frequency depends on the signal bandwidth, rather than on its highest frequency component. Some bandpass 
sampling methods are used to solve the power consumption of a multi-channel radio Receiver. The experiments show that the 
bandpass sampling design can significantly reduce power consumption without suffering any performance lost. 
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1. Introduction 
The principal idea behind the design of a software radio is to place the analog-to-digital (ADC) converters as near to 
the antenna as possible, such that most of the radio functionalities can be implemented on a digital signal processor [1, 
2]. 
In this paper, a software radio receiver is involved, as illustrated in fig 4. Four RF signals are sampled by four front 
ADCs individually. A feedback signal which is synthesized from these four signals is sampled by the fifth ADCs. The 
intermediate frequency is 63.078MHz. According to Nyquist theorem, an analog signal that has been sampled can be 
perfectly reconstructed from the samples if the sampling rate was more than two times the highest frequency in the 
original signal [3, 4]. So the sampling rate of this system is more than 126.156MHz. It is difficult for many components 
in power consumption, PCB design and clock design for the radio system. 
Bandpass sampling is a special form of undersampling that translates a high frequency bandpass signal to baseband 
frequency. The required sampling frequency depends on the signal bandwidth, rather than on its highest frequency 
component. Bandpass sampling could help to reduce the sampling frequency, associated signal processing capability 
and power consumption. 
Some bandpass sampling configurations are discussed in the following. The one with the least power consumption is 
carried out. The experiments show that this configuration is easy to realize and the performance is not lost. 
The paper is organized as follows. After the introductory part, Section II reviews the bandpass sampling concept. 
Some problems these methods are also discussed. In Section Ⅲ, the radio receiver is introduced. In Section Ⅳ, power 
consumption of the radio system is brought forward, some configurations of  bandpass sampling are discussed and 
analyzed.  Experiment and analyses are shown in Section V. Finally, conclusion is presented in Section VI. 
2. Bandpass sampling 
2.1. Bandpass  sampling 
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The use of bandpass sampling in the digitization process of the received signals can significantly lower the sampling 
rate required. Instead of sampling at a rate which is at least twice the maximum frequency, bandpass sampling which is 
an extension of the sampling theorem, requires a sampling frequency which is only at least twice the information 
bandwidth. The signal of interest is intentionally aliased, and exhibits an inherent frequency translation. The sampling 
process folds the information bandwidth, together with noise, into the resulting sampled bandwidth, which is translated 
to an IF without the use of mixing and filters, unlike heterodyning [5, 6]. 
The sampling frequency sf  is related to the carried frequency cf  as figure 1. 
 
Figure 1.  Example of a singal with bandwidth B for bandpass sampling 
A signal x(t) that is band limited, 2
Bff ch += , 2Bff cl −= , the ƒs  is: 
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fff hls                                                                                                                                       (3) 
Where n is integers, the integers is satisfied with the condition which ( )lhs fff −≥ 2 .  This equation can also be 
expressed as following: 
12
4
+= n
ff cs                                                                                                                                           (4) 
The condition of n is an integer which is satisfied with the Bfs 2≥ .  
From the equations, when the frequency bandwidth B is fixed, the ƒc of the signal should be as following: 
Bnfc 2
)12( +=                                                                                                      (5) 
This means that bandpass sampling can be used when the hf  is twice the bandwidth B as figure 2. 
 
Figure 2.  Every  samping frequency bands of bandpass sampling 
In figure 2, the precondition of bandpass sampling is only one signal in the sampling frequency bands. If there are 
signal on other bands, aliasing occurs. It is worth notice that the bandwidth of bandpass sampling is not the same as 
the bandwidth of the signal. The bandwidth of bandpass sampling should be larger than the bandwidth of the signal. 
This means that some signal can be in the same bandwidth of sampling. When bandwidth of sampling is less than the 
bandwidth of the signal, x (t) will not be reconstructed. 
It is very important to keep the frequency outside the bandwidth of sampling clean. So this depends on the filters of 
front-end. 
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2.2. Discuss of Bandpass  sampling 
Bandpass sampling may be the answer to achieving digitization closer to the antenna within the receiver. But there 
are some factors to limit its realization.  
The phenomena of mirror in figure 3 should be noticed to process.  
 
Figure 3.  Phenomena of mirror 
Bandpass sampling can express the signals which are in the band ( )( )BnnB 1, + ( )"2,1,0=n to the band ( )B,0 .  
When the n is even, phenomena of mirror do not occur. The signal in baseband ( )B,0 can be processed directly. In 
figure 3, the signal in ( )BB 3,2  is shifted to (0, B). The hf  and lf  of 1cf  are corresponding to those of 0cf .  
When the n is odd, phenomena of mirror occurs. In figure 4, the signal in ( )BB 2,  is shifted to ( )B,0  with mirror. 
The hf of  1cf  is  corresponding to the lf  of 0cf , also The lf  of  1cf  is  corresponding to the hf  of 0cf  .  
The formula derivation will not be discussed in this paper. The phenomena of mirror will affect the digital signal 
process following the AD. Some mirror should be avoided because this may bring more processing. 
3. Multi-channel Radio Receiver 
The radio receiver described following is a multi-channel digital receiver. The block diagram is in Figure 4. 
 
Figure 4.  Block diagrram of Multi-channel radio receiver 
The receiver has five channels, four channels from RF front-end. After receiving the signal ( )tSi  from four antennas, 
front-end filters the signal ( )tSi  and amplifies it. Following,  the signal is  mixed to ƒc =63.078MHz. RF block sent these 
signals to digital process block. The bandwidth of the ( )tSi  is narrow band (6 KHz).  
In digital process block, the signals are transferred to the AD components—AD9042.  The AD9042 is a high speed, 
high performance, low power, monolithic 12-bit analog-to-digital converter. The AD9042 runs off of a single +5 V 
supply and provide digital outputs at 41 MSPS. The AD9042 maintains 80 dB spurious-free dynamic range (SFDR) 
over a bandwidth of 20 MHz. The power dissipation is low dissipation—595 mW off a single +5 V supply.  
After sampling, the digital signals are processed by Digital Downconverter—HSP50216. The HSP50216 Quad 
Programmable Digital DownConverter is designed for high dynamic range applications such as multiple channel 
processing is required in a small physical space. HSP50216 includes: digital mixers, a quadrature carrier NCO, digital 
filters, a re-sampling filter, a Cartesian-to-polar coordinate converter and an AGC loop. 
The HSP50216 accepts four channels of 16-bit real digitized IF samples which are mixed with local quadrature 
sinusoids. 
Each channel carrier NCO frequency is set independently by the microprocessor. The output of the mixers is filtered 
with a CIC and FIR filters, with a variety of decimation options. Gain adjustment is provided on the filtered signal. The 
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digital AGC provides a gain adjust range of up to 96dB with programmable thresholds and slew rates. The maximum 
output bandwidth achievable using a single channel is at least 1MHz. 
DSP receives the 32-bit floating point value from HSP50216 and processes the data to calculate regulating 
parameters to feedback unit. The feedback unit output the voltage value corresponding to the regulating parameters. The 
voltage values regulate the amplitude and phase of the ( )tSi  to synthesize a synthetically signal ( )tSs .  
One AD9042 and HSP50216 preprocess the ( )tSs , following the DSP modulates the digital value of ( )tSs  and 
send it to DA. 
4. Analyze of Application 
In this receiver, bandwidth is narrow and the IF frequency is high. So bandpass sampling is brought out for this 
multi-channel.  
The clock of DSP Block which is provided by frequency synthesis Block is 32.768MHz. This clock can be divided 
by a FPGA device to 16.384MHz, 8.192MHz and 4.096MHz. Because the range of sampling frequency of AD9042 is 
about 10MHz to 41MHz, so the adoptable sampling frequency of AD9042 is 32.768MHz and 16.384MHz. The clock of 
HSP50216 is also provided by FPGA which divides the 32.768MHz.The methods used sampling rate of 32.768MHz 
and 16.384MHz are analyzed. 
4.1. The configuration used 32.768MHz 
Because the IF of the receiver is 63.078MHz, according to the analyzed in Section II, 
MHzfff IFs 458.2078.63768.3222 1 =−×=−=Δ                                                                                          (6) 
The x(t) is shifted to some frequency bands. The frequency bands are shown in Figure 5. 
 
Figure 5.  Frequency bands of sampling frequency(32.768MHz) 
The ƒc of the images in Figure 5 is calculated through the followings: 
MHzfff sc 226.35458.2768.3201 =+=Δ+=                                                                                           (7) 
MHzfff sc 31.30458.2768.3202 =−=Δ−=                                                                                              (8) 
MHzffc 458.2458.2003 =+=Δ+=                                                                                                            (9) 
Through the NCO in HSP50216 the images can be shifted to baseband. Because the clock of HSP50216 is not 
higher than 32.768MHz, the signal of fc1 can not directly down converted. Also 35.226MHz and 2.458 MHz are odd 
mirror. After HSP50216 processing, the signal of these frequencies are very difficult for DSP to process. So only the 
fc2 can be used.  
In this method, the working clock of AD9042 is 32.768MHz; the working clock of HSP50216 is 32.768MHz too. The 
NCO of HSP50216 is 30.31MHz. 
4.2. The configuration used 16.384MHz 
According to the analyzed in Section II, 
MHzfff IFs 458.2078.63384.1644 1 =−×=−=Δ                                                                                            (10) 
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The x (t) is shifted to some frequency bands. The frequency bands are shown in Figure 7. The x (t) is shifted to some 
frequency bands. The frequency bands are shown in Figure 6. 
 
Figure 6.  Frequency bands of sampling frequency(16.384MHz) 
The ƒc of the images in Figure 7 is calculated through the followings:  
MHzfff sc 61.51458.2152.4921 =+=Δ+=                                                                                            (11) 
MHzfff sc 694.46458.2152.4922 =−=Δ−=                                                                                         (12) 
MHzfff sc 226.35458.2768.3213 =+=Δ+=                                                                                          (13) 
MHzfff sc 31.30458.2768.3214 =−=Δ−=                                                                                             (14) 
MHzfff sc 842.18458.2384.1605 =+=Δ+=                                                                                          (15) 
MHzfff sc 926.13458.2384.1606 =−=Δ−=                                                                                          (16) 
MHzffc 458.2458.2007 =+=Δ+=                                                                                                          (17) 
Because the clock of HSP50216 is not higher than 32.768MHz, the signal which of fc is higher than 32.768MHz can 
not directly down converted. And the 18.842MHz and 2.458MHz are odd mirror which may bring some difficult for 
process of DSP. Only 30.31MHz and 13.926 MHz are adopted.  
In this method, the working clock of AD9042 is 32.768MHz. The working clock of HSP50216 has two choices, one 
working clock is 32.768MHz, and the NCO is 30.31MHz, the other working clock is 16.384 MHz, and the NCO is 
13.926MHz. 
5. Experiment  and analyse 
The experiment will investigate the methods discussed in Section IV from two points, one is affection of single 
board, and the other is performance of receiver.  
For expressing expediently, Method32_32 represents that the working clock of AD9042 is 32.768MHz and the 
working clock of HSP50216 is 32.768MHz, Method16_32 represents that the working clock of AD9042 is 16.384MHz 
and the working clock of HSP50216 is 32.768MHz, and Method16_16 represents that the working clock of AD9042 is 
16.384MHz and the working clock of HSP50216 is 16.384MHz.  
5.1. Affection of single board 
For the aim of investigating the affection of single board with different methods, DC Power supply 5V and 3.3V 
voltage to the DSP block. The value of current can be obtained from the DC Power. The result is shown in Table 1. 
TABLE I.  THE COMPARISON OF CURRENT AND POWER DISSIPATION 
 Method32_32 Method16_32 Method16_16 
Current of 5V 
(mA) 795 705 690 
Current of 3.3V 
(mA) 982 980 652 
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Power Dissipation(mW) 7265 6759  5602 
In Table 1, the current and power dissipation of Method16_16 is lowest in these methods.  
From the handbook of AD9042 [9], the range of working current of AD9042 is from 90-147mA. The lower the 
sampling frequency, the lower the current and power dissipation of the chip. Frequency reductions decrease about 
100mA current and 500mW power dissipation.   
From the datasheet of HSP50216[10], the working current is related to the working frequency—11mA/MHz. The 
frequency of HSP50216 in Method32_32 and Method16_32 is 32.768MHz. So the working current is 32.768MHz×
11mA/MHz=360.448mA, and the power dissipation is 360.448mA×3.3V=1189.4784W. The same as this calculation, 
the current in Method16_16 is 16.384MHz×11mA/MHz＝180.224mA, and the power dissipation is 594.7392mW.  
Through the Table 1, frequency reductions decrease the current and power dissipation obviously—about 1.7W. In 
the debug of the DSP board, the components are cooler in Method16_16. 
5.2. Performance of Receiver 
After debug of the DSP board, the block is debugging with other blocks, such as RF. The main performance is 
sensitivity and signal-to-noise ratio of large signal. In this experiment, another receiver which is used with IF=5MHz 
and Nyquist sampling is compared with this bandpass sampling receiver. The results are shown in Table 2. The receiver 
with IF=5MHz is represented by Receiver_5. 
TABLE II.  COMPARISON OF PERFORMANCE 
 Method
32_32 
Method
16_32 
Method
16_16 Receiver_5
Sensitivity 
(dBm) -104.0 -105.0 -105.0 -105.0 
SNR of Large Signal
(dB) 50.5 51.0 51.0 52.0 
As shown in Table 2, the performances of the receiver with different methods are very close. The performances of 
Method32_32 is little worse than other methods. The power dissipation may be the reason to cause the decrease of the 
performances. 
5.3. Conclusion of experiment 
From the experiments, the Method16_16 has best performance in power dissipation and performance. The 
bandpass sampling decrease the requirement of components in the application of high IF. The performance of 
bandpass sampling does not bring any affection to the receiver. The receiver with bandpass sampling has the same 
performance of the receiver with Nyquist sampling. 
6. Conclusion 
This paper proposed some bandpass sampling methods in a multi-channels radio receiver. Through analyzes of 
different sampling configurations, appropriate fs is selected. The experiments show that the bandpass sampling 
configuration is advantage of power dissipation in high IF and has good performance as Nyquist sampling. 
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